Comparisons of Improvements on Time-doma- in Transmission Waveform and Eye Diagram for Flat Spiral Delay Line between Two Types Guard Traces in High-speed Digital Circuits

نویسنده

  • G.-H. Shiue
چکیده

This paper investigates the use of the guard traces to improve the Time-Domain Transmission (TDT) waveform and eye diagram for a flat spiral delay line. Two types of guard trace are adopted to implement and analysis in microstrip line and stripline structures. One is Two Grounded Vias type Guard Trace (TGVGT) and the other is Open-Stub type Guard Trace (OSGT). The timedomain analysis results by HSPICE and the associated simple circuit modeling is presented. According to the simulation results, the original TDT crosstalk noises can be reduced by about 80% when using TGVGTs or OSGTs in a stripline structure and by about 60% when using TGVGTs in a microstrip line structure. Additionally, the eye diagrams also can obtain improvement. The crosstalk noise cancelation mechanisms of the flat spiral routing scheme on TGVGTs and OSGTs are investigated by graphic method. In addition, how the degradation for the OSGT inserted into the flat spiral delay line in microstrip structure is clearly investigated. A flat spiral delay line inserted into TGVGTs and OSGTs both can obtain good improvements of the TDT waveform and eye diagram in a stripline structure. Moreover, adding OSGTs to the flat spiral routing scheme is easily accomplished due to the open end of OSGTs. Finally, HSPICE simulation and time-domain measurements of crosstalk noises of TDT waveforms, and eye diagrams are use to validate the proposed structure and analysis. Received 17 April 2011, Accepted 26 May 2011, Scheduled 4 June 2011 * Corresponding author: Guang-Hwa Shiue ([email protected]).

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Switched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications

This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...

متن کامل

A High-Speed Dual-Bit Parallel Adder based on Carbon Nanotube ‎FET technology for use in arithmetic units

In this paper, a Dual-Bit Parallel Adder (DBPA) based on minority function using Carbon-Nanotube Field-Effect Transistor (CNFET) is proposed. The possibility of having several threshold voltage (Vt) levels by CNFETs leading to wide use of them in designing of digital circuits. The main goal of designing proposed DBPA is to reduce critical path delay in adder circuits. The proposed design positi...

متن کامل

Digital Distance Relaying

Increasing interest is being shown in the use of microprocessor for protection, switching and data acquisition required in modern high voltage substations. One of the most difficult functions to fulfill is that of transmission line distance protection employing samples of the voltage and current waveform taken from high voltage transducer equipment at the usual relaying point. This paper examin...

متن کامل

Low Delay Time All Optical NAND, XNOR and OR Logic Gates Based on 2D Photonic Crystal Structure

Background and Objectives: Recently, photonic crystals have been considered as the basic structures for the realization of various optical devices for high speed optical communication. Methods: In this research, two dimensional photonic crystals are used for designing all optical logic gates. A photonic crystal structure with a triangular lattice is proposed for making NAND, XNOR, and OR optica...

متن کامل

Efficient Delay Characterization Method to Obtain the Output Waveform of Logic Gates Considering Glitches

Accurate delay calculation of circuit gates is very important in timing analysis of digital circuits. Waveform shapes on the input ports of logic gates should be considered, in the characterization phase of delay calculation, to obtain accurate gate delay values. Glitches and their temporal effect on circuit gate delays should be taken into account for this purpose. However, the explosive numbe...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011